

WHAT IS CLAIMED IS:

- 1 1. A semiconductor structure from which a strained channel transistor may be fabricated,
2 comprising:
3 a semiconductor substrate;
4 a series of N epitaxial layers, an initial layer of the series being on, and having a lattice
5 mismatched with, a lattice of the substrate, each higher layer being on a previous layer, an Nth layer
6 being an uppermost layer of the series;
7 an isolation trench having rounded corners formed in the uppermost Nth layer of the series;
8 an insulative material filling the isolation trench; and
9 a selective top epitaxial layer on the uppermost Nth layer of the series.
- 1 2. A semiconductor structure as in Claim 1, wherein each layer of the series has an equal or
2 higher lattice mismatch relative to the lattice of the substrate than the lattice of the previous layer
3 and the lattice of the top layer being mismatched with the lattice of the Nth layer of the series.
- 1 3. A semiconductor structure as in Claim 1, wherein upper and lower corners of the trench are
2 rounded.
- 1 4. A semiconductor structure as in Claim 1, wherein upper corners of the trench are rounded.
- 1 5. A semiconductor structure as in Claim 4, wherein the radii of the corners are from about 5 to
2 about 50 nm.
- 1 6. A semiconductor structure as in Claim 1, wherein the trench has a depth of less than about
2 6,000 Å.

1 7. A semiconductor structure as in Claim 1, wherein the rounded corners are formed by heating
2 the Nth layer in a gaseous ambient.

1 8. A semiconductor structure as in Claim 7, wherein heating of the Nth layer is effected at a
2 temperature within the range of about 700 C to about 950 C.

1 9. A semiconductor structure as in Claim 7, wherein the gaseous ambient includes O, H, N, He,
2 Ne, Ar, Xe or a combination thereof.

1 10. A semiconductor structure as in Claim 7, wherein heating is effected at a pressure within the
2 range of about 10 to about 1,000 Torr.

1 11. A semiconductor structure as in Claim 1, wherein the insulative material comprises silicon
2 oxide.

1 12. A semiconductor structure as in Claim 1, wherein the top layer is less than about 250 Å
2 thick.

1 13. A semiconductor structure as in Claim 1, wherein the series of N layers and the top layer are
2 selected from the group consisting of: Si, Ge, C, a compound semiconductor, and combinations
3 thereof.

1 14. A semiconductor structure as in Claim 1, wherein the series of N layers and the top layer
2 comprise Si and Ge.

1 15. A semiconductor structure as in Claim 1, wherein a free surface of one or more of the layers
2 is planarized before a next superjacent layer is present thereon.

1 16. A semiconductor structure as in Claim 15, wherein planarization is effected by CMP.

1 17. A semiconductor structure from which a strained channel transistor may be fabricated,
2 comprising:
3 a semiconductor substrate;
4 a first epitaxial layer on the substrate;
5 a second epitaxial layer on the first layer;
6 an isolation trench having rounded corners formed in the second layer;
7 an insulative material filling the isolation trench; and
8 a selective top epitaxial layer on the second layer.

1 18. A semiconductor structure as in Claim 17, wherein the rounded corners are formed by
2 heating the second layer in a gaseous ambient.

1 19. A semiconductor structure as in Claim 18, wherein heating is effected at a temperature
2 within the range of about 700 C to about 950 C.

1 20. A semiconductor structure as in Claim 18, wherein the gaseous ambient includes O, H, N,
2 He, Ne, Ar, Xe or a combination thereof.

1 21. A semiconductor structure as in Claim 18, wherein heating is effected at a pressure within
2 the range of about 10 to about 1,000 Torr.

1 22. A semiconductor structure from which a strained channel transistor may be fabricated,
2 comprising:
3 a semiconductor substrate;
4 a first crystalline epitaxial layer on the substrate;
5 a second crystalline layer on the first layer;
6 a trench formed in the second layer; and
7 a top epitaxial layer on the second layer.

1 23. A semiconductor structure as in Claim 22, wherein upper and lower corners of the trench are
2 rounded.

1 24. A semiconductor structure as in Claim 22 wherein upper corners of the trench are rounded.

1 25. A semiconductor structure as in Claim 23, wherein the radii of the corners are from about 5
2 to about 50 nm.

1 26. A semiconductor structure as in Claim 22, wherein the trench has a depth of about 6,000 Å
2 or less.

1 27. A semiconductor structure as in Claim 23, wherein the rounded corners are formed by
2 heating the second layer in a gaseous ambient.

1 28. A semiconductor structure as in Claim 27, wherein heating is effected at a temperature
2 within the range of about 700 C to about 950 C.

1 29. A semiconductor structure as in Claim 27, wherein the gaseous ambient includes O, H, N,
2 He, Ne, Ar, Xe or a combination thereof.

1 30. A semiconductor structure as in Claim 27, wherein heating is effected at a pressure within
2 the range of about 10 to about 1,000 Torr.

1 31. A semiconductor structure as in Claim 22, wherein the trench contains an insulative material
2 comprising silicon oxide.

1 32. A semiconductor structure as in Claim 22, wherein the top layer is less than about 250 Å
2 thick.

1 33. A semiconductor structure as in Claim 22, wherein the first, second and top layers comprise
2 Si, Ge, C, or a compound semiconductor.

1 34. A semiconductor structure as in Claim 22, wherein the first, second and top layers comprise
2 Si and Ge.

1 35. A semiconductor structure as in Claim 22, wherein
2 a lattice of a material of the first layer is mismatched with a lattice of the substrate; and
3 a lattice of a material of the second layer is mismatched with the lattice of the first layer.

1 36. A semiconductor structure as in Claim 35, wherein a lattice of a material of the top layer is
2 mismatched with the lattice of the second layer.

1 37. A semiconductor structure as in Claim 22, wherein a free surface of one or more of the
2 layers is planarized before a next superjacent layer is present thereon.

1 38. A semiconductor structure as in Claim 37, wherein planarization is effected by CMP.

1 39. A semiconductor structure usable for the fabrication of a strained channel transistor,
2 comprising:
3 a silicon semiconductor substrate;
4 a first epitaxial layer of Si, Ge, C or a compound semiconductor on the substrate;
5 a second epitaxial layer of Si, Ge, C or a compound semiconductor on a planarized free
6 surface of the first layer, a crystalline lattice of the second layer being mismatched with a crystalline
7 lattice of the first layer;
8 an isolation trench having rounded corners formed in the second layer, the rounded corners
9 being formed by annealing the second layer after trench formation at a temperature of about 700 C
10 to about 950 C in a gaseous ambient containing O, H, N, He, Ne, Ar, Xe or a combination of two or
11 more thereof, at a pressure of about 10 to about 1,000 Torr, the trench having a depth of less than
12 about 6,000 Å, the corners having radii in the range of about 5 to about 50 nm;
13 insulative silicon oxide filling the isolation trench; and
14 a top selective epitaxial layer of Si, Ge, C or a compound semiconductor having a thickness
15 of less than about 250 Å on a planarized free surface of the second layer, the crystalline lattice of
16 the top layer being mismatched with the lattice of the second layer by an equal or greater amount
17 than the mismatch between the first and second layers.

1 40. A structure as in Claim 39, wherein the top layer is unfaceted, the facing sides of the top
2 layer and the silicon oxide engaging, or is faceted, a gap being present between the facing sides of
3 the top layer and the silicon oxide.

1 41. A semiconductor structure usable in the fabrication of a strained channel transistor,
2 comprising:
3 a semiconductor substrate;
4 a first crystalline epitaxial layer on the free surface of the substrate, a free surface of the first
5 layer being planarized;
6 a second crystalline epitaxial layer on the planarized free surface of the first layer;
7 an isolation trench in the second layer;
8 an insulative material filling the trench; and
9 a selective epitaxial crystalline top layer on the free surface of the second layer.

1 42. A semiconductor structure as in Claim 41, wherein the top layer is faceted or unfaceted.

1 43. A semiconductor structure as in Claim 41, wherein the top layer is less than about 250 Å
2 thick.

1 44. A semiconductor structure as in Claim 41, wherein the first, second and top layers comprise
2 Si, Ge, C, or a compound semiconductor.

1 45. A semiconductor structure as in Claim 41, wherein the first, second and top layers comprise
2 Si, Ge, or SiGe.

1 46. A semiconductor structure as in Claim 41, wherein
2 a material lattice of the first layer is mismatched with a lattice of the substrate; and
3 a material lattice of the second layer is mismatched with the lattice of the first layer.

- 1 47. A semiconductor structure as in Claim 46, wherein a material lattice of the top layer is
- 2 mismatched with the lattice of the second layer.

1 48. A semiconductor structure from which a strained channel transistor may be fabricated,
2 comprising:
3 a silicon semiconductor substrate;
4 a series of N epitaxial layers comprising Si, Ge, C or a compound semiconductor, the initial
5 layer of the series being on the substrate and having a lattice mismatched with the lattice of the
6 substrate, each of the higher layers of the series having a lattice mismatch with the substrate that is
7 no less than that between (i) the initial layer and the substrate and (ii) the immediately underlying
8 layer and the layer on which the immediately underlying layer resides, the Nth layer being the
9 uppermost layer of the series, N being equal to or greater than 1;
10 an isolation trench less than about 6,000 Å deep having rounded corners formed in the Nth
11 layer by heating the Nth layer after trench formation at a temperature of about 700 C to about 950 C
12 in a gaseous ambient containing O, H, N, He, Ne, Ar, Xe or a combination of two or more thereof at
13 a pressure of about 10 to about 1,000 Torr, the trench having a depth of less than about 6,000 Å and
14 the corners having radii in the range of about 5 to about 50 nm;
15 an insulative Si-containing material filling the isolation trench; and
16 a top selective epitaxial layer of Si, Ge, C or a compound semiconductor having a thickness
17 of less than about 250 Å on a free surface of the Nth layer, the crystalline lattice of the top layer
18 being mismatched with the lattice of the Nth layer by an amount no less than the mismatch between
19 the Nth layer and the (N-1)th layer.

1 49. A method of making a semiconductor structure from which a strained channel transistor may
2 be fabricated, which comprises:
3 depositing a series of N epitaxial layers, the initial layer of the series being on a
4 semiconductor substrate and each higher layer being on the previous layer, the Nth layer being the
5 uppermost layer of the series, each layer of the series having equal or higher mismatch with the
6 lattice of the substrate than the previous layer;
7 forming a trench having rounded corners in the Nth layer;
8 filling the trench with an insulative material; and
9 depositing a selective epitaxial top layer on the Nth layer, the top layer having equal or
10 higher mismatch with the lattice of the substrate than the Nth layer.

1 50. A method as in Claim 49, wherein at least one of the layers of the series is planarized before
2 deposition of the immediately higher layer.

1 51. A method as in Claim 49, wherein at least one of the layers of the series is annealed before
2 deposition of the immediately higher layer.

1 52. A method as in Claim 51, wherein annealing is effected by heating to a temperature that is
2 more than about 100 C greater than the temperature at which the layer is deposited in an atmosphere
3 of H, N, He, Ne, Ar, Xe or a mixture of two or more thereof, at a pressure of about 10 to about
4 1,000 Torr.

1 53. A method as in Claim 49, wherein the layers of the series and the top layer are deposited at
2 temperatures within the range of about 450 C to 950 C with a forming gas of SiH₄, Si₂H₆, SiH₂Cl₂,

3 GeH₄, Ge₂H₆, H, N, HCl, He, PH₃ or B₂H₆ containing Si, Ge, H, He, P, B, or As, at a pressure of
4 less than about 100 mTorr.

1 54. A method as in Claim 49, wherein the corners of the trench are rounded by heating the top
2 layer after trench formation to a temperature within a range of about 500 C to about 1,150 C in a
3 gaseous ambient containing O, H, N, He, Ar, Xe, or a mixture of two or more thereof at a pressure
4 within the range of about 10 to about 1000 Torr.

1 55. A method as in Claim 49, wherein the top layer is deposited by selective epitaxy to a
2 thickness of about 250 Å or less.

1 56. A method as in Claim 49, wherein the trench filling step is effected before the deposition of
2 the top layer is effected.

1 57. A method as in Claim 49, wherein the Nth layer is planarized prior to deposition of the top
2 layer.

1 58. A method as in Claim 49, wherein the trench filling step is effected after the deposition of
2 the top layer is effected.

1 59. A method as in Claim 49, wherein the Nth layer and the material filling the trench are
2 planarized prior to deposition of the top layer.